0
Ñ
↽
0
'n
_
0
$\overline{}$

Kohsaku Shibata

		EAST SEARCH	6/21/2007
#	Hits	Search String	Databases
S1	12	very long instruction word with simulat\$3	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S2	11	very long instruction word same simulat\$3	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S3	1929	very long instruction word with processor	US-PGPUB; USPAT; USOCR; FPRS; EPO, JPO; DERWENT; IBM_TDB
\$4	1951	S2 or S3	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S5	55	S2 and S3	US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_TDB
S6	13	S4 and (simulat\$3 with ((group or set or plurality) near2 instruction))	FPRS; EPO; JPO; DERWENT; IBM
S7	408	S4 and simulat\$3	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
83	29	S7 and (simulat\$3 with instruction)	DERWENT;
S10	32	S7 and (simulat\$3 with cycle)	US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_TDB
S12	4	S7 and (generat\$3 with simulat\$3 with result)	FPRS;
S27	ဖ	very long instruction word with processor with resource	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S11	7	S7 and (simulat\$3 with cycle-by-cycle)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S28	17	S7 and (stor\$3 with "register set")	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S13	0	S7 and (generat\$3 with instuction with result)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S14	7	S7 and (display\$3 with simulat\$3 with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S33	4	S7 and ((count\$3 or number) with (execution near2 cycle))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S35	က	S7 and (cancel\$3 with execution)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S16	-	S7 and (simulat\$3 with stop with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S17	-	S7 and (break with condition with stop)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S18	20		USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S19	12	S7 and (simulat\$3 with (simultaneous\$2 or concurrent\$2))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S20	7	S7 and (display\$3 with pipeline)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S21	102	S7 and (pipeline with instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S22	43	S7 and (pipeline with stage)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S23	တ	S7 and (simulat\$3 with step with execution)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S24	2	S7 and (step with execution with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S47	12	S44 and S19	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S25	7	S7 and (step with execution with cycle)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S26	Ċ	S7 and (step with execution with display\$3)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S29	4	S7 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S8	7	S7 and (simulat\$3 with instruction-by-instruction)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM
S30	102	S7 and ((sav\$3 or stor\$3) with (memory near2 (data or writing)))	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S31	က	S7 and (break with condition with determin\$3)	USPAT; USOCR; FPRS; EPO;
S32	5	S7 and ((updat\$3 or chang\$3) with resource)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT; I
S36	52	S7 and (delay\$3 with (cycle or insruction))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S37	137	S7 and (updat\$3 with result)	USPAT; USOCR; FPRS; EPO; JPO; DERWENT;
S34	ო	S7 and (cancel\$3 with execution with instruction)	USOCR; FPRS; EPO; JPO; DERWENT;
S39	218	S7 and ((updat\$3 or delay) with (information or instruction))	FPRS; EPO; JPO; DERWENT; I
S38	4	S7 and (output near2 dependency)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S41	162	S1 or S2 or S5 or S6 or S8 or S9 or S10 or S11 or S12 or S14 or S15 or S16 or S17 or S18 o US-PGPUB; USPAT; USOCR; FPRS;	EPO,
S40	183	S7 and ((updat\$3 or delay) with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB

304 S21 or S30 or S37 or S40 or S39 142 S41 and S42 162 S41 or S43 13 S44 and S6	0 S7 and (simulat\$3 with instruction-based) 3 S7 and (break with condition with instruction) 77 very long instruction word same simulat\$3		1952 S49 or S50 1930 very long instruction word with processor			14 S54 and ((reconstruct\$3 or creat\$3 or generat\$3) with resource) 32 S54 and (simulat\$3 with cycle)		13 SST and (similare) with ((group of set of pinfally) freatz first dealing)		S54	59 S54 and (simulat\$3 with instruction) 1 S54 and (simulat\$3 with stop with instruction)	S54	S54			10 S54 and (step with execution with instruction)		••	_	2 SS4 and (step with execution with displays.)	S51	S54	296	S54	S54	10 554 and ((updates or changes) with resource)	,	S54	S54	4 S54 and (output near2 dependency)
\$42 \$44 \$44	S46 S15 S49	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	S51 S50 S58	855 855	S48	S75 S57	S61	955 S52	S64	S65	S56 S62	280	S63	293 293	292	S70	S71	69S	S73	272	S94	S74	868	S76	S77	8/8 0/70	S82	S81	S83	S84

US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_TDB DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB FPRS; EPO; JPO; DERWENT; IBM_TDB 108 US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM TDB DERWENT, IBM_TDB USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT: IBM TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM TDB DERWENT: IBM TDB DERWENT, IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT: IBM TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB DERWENT; IBM_TDB DERWENT; IBM_TDB US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_ US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_ US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, DERWENT, IBM_ US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; FPRS; EPO; JPO; USOCR; FPRS; EPO; JPO; US-PGPUB; USPAT, USOCR, FPRS; EPO; JPO; US-PGPUB, USPAT, USOCR, FPRS, EPO, JPO, US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; USOCR; FPRS; EPO; JPO; US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; JS-PGPUB; USPAT; USOCR; FPRS; US-PGPUB, USPAT, USOCR, US-PGPUB; USPAT; USOCR; US-PGPUB; USPAT; USOCR; USOCR; US-PGPUB; USPAT; US-PGPUB; USPAT; US-PGPUB; USPAT; US-PGPUB; USPAT;

988	183	S54 and ((updat\$3 or delay) with instruction)	US-PGPUB USPAT USOCR FPRS FPO UPO DERWENT IBM TOR
285	218	S54 and ((indat83 or delay) with (information or instruction))	LIS-PGPUR LISPAT LISOCR FPRS FPO IPO DERWENT IRM TOR
S87	162	S48 or S49 or S52 or S53 or S56 or S56 or S58 or S59 or S60 or S61 or S62 or S63 c US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S88	304	S67 or S76 or S83 or S86 or S85	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S89	142	S87 and S88	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S95	12	S51 and (((group or multiple or plurality) near2 instruction) with (simulat\$3 or debug\$4))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S91	325	S51 and (pipeline with cycle)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S92	419	S51 and (pipeline with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S96	18	S93 or S94 or S95	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S97	17	S96 and (S87 or S88)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S99	2	S91 and (cycle with debug\$4)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S100	28	S92 and (instruction with debug\$4)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S103	28	S101 or S102	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S102	Ξ	S101 and (S87 or S88)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S105	7	S104 and (simultaneous\$2 near2 execut\$3)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S104	7	20040117172	
S106	0	S104 and ((simultaneous\$2 near2 execut\$3) with (different near2 stage))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S107	-	S104 and ((simultaneous\$2 near2 execut\$3) with stage)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S109	_	S108 and (stor\$3 with data)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S108	2		20010025363 US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S127	32	\$126 and ((simulate or simulated or simulating or simulation) with (result or output))	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S118	87	very long instruction word same (simulate or simulated or simulating or simulation)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S110	2202	very long instruction word with processor	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S124	22	S120 and ((simulate or simulated or simulating or simulation) with instruction)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S128	6	S126 or S127	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S121	12	S120 and (parallel near2 pipeline)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S120	419	S119 and (simulate or simulated or simulating or simulation)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S123	33	S120 and (pipeline near2 stage)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S125	36	S120 and ((simulate or simulated or simulating or simulation) with cycle)	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S126	8	S121 or S123 or S124 or S125	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
S119	2229	S110 or S118	US-PGPUB; USPAT; USOCR; FPRS; EPO; JPO; DERWENT; IBM_TDB
10730120		Kohsaku Shibata	

EAST SEARCH

6/21/2007

Results of search set S91:	it 591;		
Document Kind Codes Title	§ Title	Issue Date Current OR	Abstract
US 20060174059 A1	US 20060174059 A1 Speculative data loading using circular addressing or simulated circular addressing	20060803 711/110	
US 20060150170 A1	US 20060150170 A1 Methods and apparatus for automated generation of abbreviated instruction set and configura	20060706 717/158	
US 20060107158 A1	US 20060107158 A1 Functional coverage driven test generation for validation of pipelined processors	20060518 714/741	
US 20060095750 A1	US 20060095750 A1 Processes, circuits, devices, and systems for branch prediction and other processor improver	20060504 712/240	
US 20060095745 A1	US 20060095745 A1 Processes, circuits, devices, and systems for branch prediction and other processor improver	20060504 712/238	
US 20060095716 A1	US 20060095716 A1 Super-reconfigurable fabric architecture (SURFA): a multi-FPGA parallel processing architect	20060504 712/24	
US 20060075285 A1	US 20060075285 A1 Fault processing for direct memory access address translation	20060406 714/5	
US 20060067436 A1	US 20060067436 A1 Metacores: design and optimization techniques	20060330 375/341	
US 20060047776 A1	US 20050047775 A1 Automated failover in a cluster of geographically dispersed server nodes using data replication	20060302 709/217	•

US 20060015855 A1	Systems and methods for replacing NOP instructions in a first program with instructions of a s	20060119 /1//136
US 2003026929 A1	Methods and apparatus for proving pit-reversar and municast unctions utilizing Divide Control	20031229 / 10//2
US 20050202510 A1	Methods and apparatus for power control in a scalable array of processor elements	
US 20050216702 A1	Dual-processor complex domain floating-point DSP system on chip	
US 20050189976 A1	Enhanced negative constraint calculation for event driven simulations	
US 20050182916 A1	Processor and compiler	20050818 712/24
US 20050172050 A1	Methods and apparatus for providing data transfer control	
US 20050166039 A1	Programmable event driven yield mechanism which may activate other threads	
US 20050162456 A1	Printer with capacitive printer cartridge data reader	
US 20050151777 A1	Integrated circuit with tamper detection circuit	
US 20050149697 A1	Mechanism to exploit synchronization overhead to improve multithreaded performance	
US 20050149693 A1	Methods and apparatus for dual-use coprocessing/debug interface	
US 20050086653 A1	Compiler apparatus	
US 20050086040 A1	System incorporating physics processing unit	
US 20050075849 A1	Physics processing unit	
US 20050075154 A1	Method for providing physics simulation data	
US 20050055389 A1	Method, apparatus and instructions for parallel data conversions	
US 20050038936 A1	Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro	
US 20050027973 A1	Methods and apparatus for scalable array processor interrupt detection and response	
US 20050010743 A1	Multiple-thread processor for threaded software applications	
US 20040268051 A1	Program-directed cache prefetching for media processors	
US 20040218048 A1	Image processing apparatus for applying effects to a stored image	
US 20040172524 A1	Method, apparatus and compiler for predicting indirect branch target addresses	
US 20040163083 A1	Programmable event driven yield mechanism which may activate other threads	
US 20040162925 A1	Methods and apparatus for providing data transfer control	
US 20040154002 A1	System & method of linking separately compiled simulations	
US 20040153634 A1	Methods and apparatus for providing context switching between software tasks with reconfigu	
US 20040117172 A1	Simulation apparatus; method and program	
US 20040103193 A1	Response time and resource consumption management in a distributed network environment	
US 20040093484 A1	Methods and apparatus for establishing port priority functions in a VLIW processor	
US 20040088462 A1	Interrupt control apparatus and method	
US 20040078674 A1	Methods and apparatus for generating functional test programs by traversing a finite state mc	
US 20040068701 A1	Boosting simulation performance by dynamically customizing segmented object codes based	
US 20040065738 A1	Data distribution mechanism in the form of ink dots on cards	
US 20040060018 A1	Defect tracking by utilizing real-time counters in network computing environments	
US 20040054871 A1	Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions	
US 20040025073 A1	Method for transforming behavioral architectural and verification specifications into cycle-basing	
US 20040015931 A1	Methods and apparatus for automated generation of abbreviated instruction set and configura	
US 20040008327 A1	Image printing apparatus including a microcontroller	
US 20040008262 A1	Utilization of color transformation effects in photographs	20040115 348/207.2
US 20040008261 A1	Print roll for use in a camera imaging system	20040115 348/207.2
US 20030226120 A1	Metacores: design and optimization techniques	20031204 716/1
US 20030204819 A1	Method of generating development environment for developing system LSI and medium whic	20031030 716/1
US 20030186239 A1	inferrior and apparatus for mispradicted paths in a suppression commuter processor.	
US 20030162339 A1	Storing execution results of misphedicted paths in a supersocial computer processor. Methods and Apparatus for Optimizing Applications on Configurable Processors.	
US 20030154349 A1	Program-directed cache prefetching for media processors	20030814 711/137

US 20030079065 A1	Methods and apparatus for providing data transfer control	20030424 710/22
US 20030040898 A1	Method and apparatus for simulation processor	20030227 703/21
US 20030040896 A1	Method and apparatus for cycle-based computation	
US 20030037305 A1	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation	20030220 716/4
US 20030036893 A1	Method and apparatus for simulating transparent latches	20030220 703/16
US 20020165709 A1	Methods and apparatus for efficient vocoder implementations	20021107 704/201
US 20020138712 A1	Data processing device with instruction translator and memory interface device	
US 20020133784 A1	Automatic design of VLIW processors	20020919 716/1
US 20020129227 A1	Processor having priority changing function according to threads	
US 20020124155 A1	Processor architecture	20020905 712/218
US 20020124012 A1	Compiler for multiple processor and distributed memory architectures	
US 20020120914 A1	Automatic design of VLIW processors	20020829 716/17
US 20020078320 A1	Methods and apparatus for instruction addressing in indirect VLIW processors	20020620 712/24
US 20020042897 A1	Method and system for distributed testing of electronic devices	20020411 714/718
US 20020019910 A1	Methods and apparatus for indirect VLIW memory allocation	20020214 711/125
US 20020010814 A1	Methods and apparatus for providing data transfer control	20020124 710/22
US 20020004916 A1	Methods and apparatus for power control in a scalable array of processor elements	20020110 713/322
US 20020002640 A1	Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro	20020103 710/22
US 20020002639 A1	Methods and apparatus for loading a very long instruction word memory	20020103 710/22
US 20010049763 A1	Methods and apparatus for scalable array processor interrupt detection and response	20011206 710/264
US 20010032305 A1	Methods and apparatus for dual-use coprocessing/debug interface	20011018 712/34
US 20010032067 A1	METHOD AND SYSTEM FOR DETERMINING OPTIMAL DELAY ALLOCATION TO DATAPA	20011018 703/14
US 20010027499 A1	Methods and apparatus for providing direct memory access control	20011004 710/26
US 20010025363 A1	Designer configurable multi-processor system	20010927 716/1
US 7084951 B2	Combined media- and ink-supply cartridge	20060801 355/18
US 7080365 B2	Method and apparatus for simulation system compiler	
US 7076416 B2	Method and apparatus for evaluating logic states of design nodes for cycle-based simulation	20060711 703/15
US 7065723 B2	Defect tracking by utilizing real-time counters in network computing environments	20060620 716/4
US 7062735 B2	Clock edge value calculation in hardware simulation	20060613 716/6
US 7051309 B1	Implementation of fast data processing with mixed-signal and purely digital 3D-flow processin	20060523 716/10
US 7051303 B1	Method and apparatus for detection and isolation during large scale circuit verification	20060523 716/4
US 7050143 B1	Camera system with computer language interpreter	20060523 355/18
US 7043596 B2	Method and apparatus for simulation processor	20060509 710/317
US 7036114 B2	Method and apparatus for cycle-based computation	20060425 717/149
US 7028286 B2	Methods and apparatus for automated generation of abbreviated instruction set and configura	20060411 717/106
US 7024540 B2	Methods and apparatus for establishing port priority functions in a VLIW processor	20060404 712/200
US 7017126 B2	Metacores: design and optimization techniques	20060321 716/1
US 7003450 B2	Methods and apparatus for efficient vocoder implementations	20060221 704/201
US 6986020 B2	Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro	20060110 712/10
US 6978460 B2	Processor having priority changing function according to threads	
US 6961843 B2	Method frame storage using multiple memory circuits	20051101 712/208
US 6944683 B2	Methods and apparatus for providing data transfer control	20050913 710/22
	Method and system for distributed testing of electronic devices	
US 6889317 B2	Processor architecture	
US 6883088 B1	Methods and apparatus for loading a very long instruction word memory	
US 6871298 B1	Method and apparatus that simulates the execution of paralled instructions in processor functions	20050322 714/33
US 6868490 B1	Methods and apparatus for providing context switching between software tasks with reconfigu	20050315 712/15
US 6842811 B2	Methods and apparatus for scalable array processor interrupt detection and response	20050111 710/260

20041221 709/212 20041130 703/22 20041123 717/140 20040810 716/4 20040803 703/21 20040622 708/402 20040511 712/244	20040309 712/215 20040120 710/8 20040120 710/261 20031125 712/24 20031118 716/1 20030812 714/728 20030812 714/728 20030812 714/728 20030812 714/728 20030812 714/728 20030814 717/160 20030817 712/24 20030817 716/1 20030817 710/26 20020917 710/26 20020917 710/26 20020917 710/26 20020917 710/26 20020917 710/26 20020917 712/24 20010703 710/26 20010703 710/26 20010417 347/86 20010417 347/86 20010417 347/86 20010417 347/86 20000229 717/138 20000229 717/138 20000229 717/158 19990102 717/161 19990720 711/141	19990316 345/503 19981103 714/53
Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA contro Methods and apparatus for improved efficiency in pipeline simulation and emulation Processor with programmable addressing modes Boosting simulation performance by dynamically customizing segmented object codes based Retargetable computer design system Methods and apparatus for efficient cosine transform implementations Transcoder-multiplexer (transmux) software architecture Specifying different type generalized event and action pair in a processor	Methods and apparatus for loading a very long instruction word memory Configuration bus reconfigurable/reprogrammable interface for expanded direct memory accomplication bus reconfiguration bus reconfigurable/reprogrammable interface for expanded direct memory accomplication to the control apparatus and method separately holding respective operation information of Methods and apparatus for establishing port priority functions in a VLIW processors Automatic design of MLIW processors Methods and apparatus for initiating and resynchronizing multi-cycle SIMD instructions Methods and apparatus for instruction addressing in indirect VLIW processors Methods and apparatus for providing data transfer control Automatic design of memory systems using dilation modeling Automatic design of processor element arrays Methods and apparatus for providing data transfer control Methods and apparatus for providing data transfer control Methods and apparatus for providing direct memory access control Automated design of processor systems using feedback from internal measurements of cand Accessing tables in memory banks using load and store address generators sharing store recent design of VLIW processors Methods and apparatus for providing data transfer control Moving data in and out of processor units using inder execution units Ink and media arrangement and method of dispatching instructions to multiple execution units Ink and media arrangement and method of on processing multiple data streams System, and programmable addressing modes Method and apparatus for dynamically optimizing an executable computer program using input Host mic	Computing apparatus and operating method using string caching to improve graphics perform Memory controller for a microprocessor for detecting a failure of speculation on the physical r
US 6834295 B2 US 682652 B1 US 6823505 B1 US 6775810 B2 US 6772106 B1 US 6754687 B1 US 6735690 B1 US 6735690 B1	6704857 6694385 6681280 6658655 6654870 6651222 6652234 6606721 6600067 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 6457073 647707	US 5883640 A US 5832205 A

20070607 20070503 20070405 20070329 20070329 20070329 20070321 20070321 20070321 20070321 20061116 20061116 20060504 20060504 20060504 20060504 20060504 20060504 20060607 200	Autitiont in AETHOD, Simulation Simulation Synamic polynamic polyn	Multiport memory bypass under software control METHOD, PROGRAM, AND APPARATUS FOR SIMULATION Simulation method of multi-parallel-stage pipe-lined processor, involves reordering chronolog Simulation apparatus for very long instruction word processor, generates simulation result of Simulation apparatus for very long instruction word processor, generates simulation result of Shared resource elements accessing method in very-long instruction word processor, involve Shared resource elements accessing method in very-long instruction word processor, involves Processor command execution simulation method in digital consumer-application apparatus, Binary translation method for very long instruction word processor, involves decoding basic commann Hardware acceleration system for simulation of logic and memory	19940517 711/149 20031205 20041130 20040617 20040325 20040309 20031205 20031205 20030516 20021018
20070503 20070405 20070405 20070329 20070329 200703315 20070301 20060803 20060803 20060803 20060803 20060803 20060803 20060804 20060804 20050407 20050901 20050901 20040805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805 200310805	artitionina o	xzererauon system for simulauon or rogic and memory of tasks for execution by a VLIW hardware acceleration system	20070607 703/14
20070405 20070329 20070329 20070329 20070329 20070315 20061116 20061116 200610504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060607 20060607 20060607 20060617 20070613 20040606 20040614 20040616 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20040606 20031020 20031020 20030227	Aethod for s	cheduling instructions and method for allocating registers using the same	20070503 717/161
20070405 20070329 20070329 20070334 20070315 20070311 20061116 20061116 20060504 20060504 20060504 20050203 20050203 20050203 20050203 20050203 20050203 2004007 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20040614 20040614 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040616 20040606 20040616 20031020 20031020 20031020 20030227	Simulation a	pparatus and simulation method	20070405 712/23
20070329 20070329 20070329 200703315 20070311 200611116 20060803 20060804 20060804 20060805 20050801 20050805 20050805 20040805 20031030 20031030 20031030	erformance	simulation of multiprocessor systems	20070405 703/21
20070329 20070314 20070311 20070311 200601116 20060803 20060803 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060504 20060513 20060513 20060513 20060513 20060513 20060506 20	Hardware ac	station system osing multi-state Logic coeleration system for logic simulation using shift register as local cache with path	20070329 712/11
20070315 20070301 20061116 200601116 20060504 20060504 20050901 20050901 20050407 20050407 20050407 20050407 20050407 20050407 20050407 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20040613 20031020	lardware ac	celeration system for logic simulation using shift register as local cache	20070329 703/14
20070301 20061116 20061116 20060803 20060504 20060504 20050901 20050901 20050901 20050407 20050407 20050407 20050407 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20040805 20031030 20031030 20031030 20031030 20031030 20031030	NETHOD OF	FIGENERATING DEVELOPMENT ENVIRONMENT FOR DEVELOPING SYSTEI	20070315 716/4
20061116 20061116 20060803 20060804 20060504 20050901 20050901 20050407 20050407 20050407 20050407 20050407 20050407 20050407 20050407 20040617 20040617 20040617 20040617 20040617 20040617 20040617 20040617 20031020 20031020 20031020 20031020 20031020 20031020 20030227	rocessor ar	id debugging device	
20061116 20060803 20060804 20060804 20050904 20050901 20050407 20050407 20050407 20050407 20050407 20050407 20040805 200408 2	Nethod and	apparatus for extending processing time in one pipeline stage	20061116 716/10
20060504 20060504 20060504 20060504 20050901 20050421 20050407 20050407 20050407 20050407 20050407 20040617	vutomatic 100	If to Eliminate Conflict Cache Misses	20061116 /11/118
2005050 20060504 20060330 20050901 20050407 20050407 20050407 20040617 20040617 20040617 20040613 20040613 20040613 20040613 20040613 20040613 20040605 20040605 20040605 20040605 20040605 20031204 20031204 20031204 20031205 20031207 20030911 20030227 2003027	peculative of	ata loadilig using circular addressing of simulated circular addressing cuits devices and evetems for branch prediction and other processor improver	20060803 711/110
20060330 20050929 20050901 20050407 20050407 20050203 20040805 20040805 20040617 20040617 20040617 20040422 20040422 20040422 20040422 20040422 20031204 20031204 20031030 20031030 20030925 20030227 20030227	rocesses, cir	cuits, devices, and systems for branch prediction and other processor improver	
20050929 20050901 20050407 20050407 20050407 20050203 20040805 20040805 20040617 20040617 20040422 20040422 2004040408 2004040408 2004040408 20031204 20031204 20031030 20031030 20031030 20030925 20030227	Aetacores: d	esign and optimization techniques	
2005090 20050901 20050421 20050407 20050403 20040805 20040805 200406513 200400513 20040408 20040408 20040408 20040205 20040205 20040205 20031204 20031020 20031020 20031020 20030227 20030227	Jual-process	or complex domain floating-point DSP system on chip	20050929 712/35
20050407 20050407 20050403 20040802 20040617 20040513 20040506 20040408 20040205 20040205 20040205 20040205 20031204 20031002 20031002 20031002 20031027 20030227 20030227	System incor	gauve consulaint calculation for event differ simulations. Donating physics processing unit	
20050407 20050203 20040805 20040805 20040617 20040513 20040402 20040408 20040408 20040205 20031020 20031020 20031020 20030325 20030227 20030227	hysics proce	ssing unit	20050407 703/2
20050203 20040902 20040805 20040617 20040617 20040422 20040420 20040205 20040205 20031204 20031204 20031030 20031030 20030925 20030925 20030227	Aethod for pr	oviding physics simulation data	
20040902 20040805 20040817 20040513 20040422 20040408 20040402 20031204 20031204 20031030 20030925 20030925 20030227 20030227	Nethods and	apparatus for scalable array processor interrupt detection and response	
20040617 20040617 200406506 20040402 20040408 20040205 20031204 20031030 20031002 20030925 20030227 20030227	//ethod, appa svstem & me	iratus and compiler for predicting indirect branch target addresses thad of linking separately compiled simulations	20040902 712/239
20040513 20040506 20040422 20040205 20040205 20031204 20031002 20031002 20030925 20030927 20030227	Simulation as	paratus, method and program	
20040506 20040422 20040408 20040205 20031204 20031002 20031002 20030925 20030927 20030227	Aethods and	apparatus for establishing port priority functions in a VLIW processor	20040513 712/216
20040422 20040408 20040205 20031204 20031030 20031002 20030925 20030921 20030227 20030227	nterrupt conti	rol apparatus and method	
20040408 20040205 20031204 20031030 20031002 20030925 20030911 20030227 20030227	Methods and	apparatus for generating functional test programs by traversing a finite state mc	20040422 714/33
20040203 20031204 20031030 20030925 20030911 20030277 20030227	Soosting sim	ulation performance by dynamically customizing segmented object codes based	20040408 716/4
20031204 20031030 20030925 20030911 2003027 20030227	Appropries de	ansionning behavioral architectural and vernication specifications into cycle-basi	20040205 / 13/400
20031030 20031032 20030925 20030911 20030227 20030227	netacores, or Aethod of ge	asign and opurnization techniques perating development environment for developing system I SI and medium which	20031204 716/1
20030925 20030911 20030227 20030227	Method and a	poaratus for simulation system compiler	20031002 717/141
	toring execu	tion results of mispredicted paths in a superscalar computer processor	
20030227	Nethods and	Apparatus for Optimizing Applications on Configurable Processors	
	Nethod and Aethod and	apparatus for cycle-based computation	20030227 703/21
	Aethod and	Aethod and apparatus for evaluating logic states of design nodes for cycle-based simulation	20030220 716/4

	d medium whic 20070123 716/18 20060718 717/146 sed simulation 20060711 703/15 20060613 716/6 1-flow processin 20060523 716/10 ification 20060523 716/4 2006059 710/317 20060455 717/149	20000422 20060404 20060321 20051101 20050510 20050322 20050322 20050111 20041130 20040810 20040810	
	Method of generating development environment for developing system LSI and medium whic Method and apparatus for simulation system compiler Method and apparatus for simulation system compiler Method and apparatus for evaluating logic states of design nodes for cycle-based simulation Clock edge value calculation in hardware simulation Implementation of fast data processing with mixed-signal and purely digital 3D-flow processin Method and apparatus for detection and isolation during large scale circuit verification Method and apparatus for simulation processor	Methods and apparatus for establishing port priority functions in a VLIW processor. Methods and apparatus for establishing port priority functions in a VLIW processor. Method frame storage using multiple memory circuits. Method and system for distributed testing of electronic devices. Processor architecture. Method and apparatus that simulates the execution of paralled instructions in processor funct. Methods and apparatus for scalable array processor interrupt detection and response. Methods and apparatus for improved efficiency in pipeline simulation and emulation. Boosting simulation performance by dynamically customizing segmented object codes based. Retargetable computer design system.	Interrupt control apparatus and method separately holding respective operation information or Interrupt control apparatus and method separately holding respective operation information of Method of executing an interpreter program Methods and apparatus for establishing port priority functions in a VLIW processor Apparatus and method for annotating an intermediate representation of an application source Method and apparatus that tracks processor resources in a dynamic pseudo-random test pro- Rapid design of memory systems using dilation modeling Assembly code performance evaluation apparatus and method Accessing tables in memory banks using load and store address generators sharing store rec Circuit arrangement and method of dispatching instructions to multiple execution units Translated memory protection apparatus for an advanced microprocessor Circuits, system, and methods for processing multiple data streams System, method, and program product for loop instruction scheduling hardware lookahead Combining hardware and software to provide an improved microprocessor Gated store buffer for an advanced microprocessor Method and apparatus for dynamically optimizing an executable computer program using inpi Host microprocessor with apparatus for temporarily holding target processor state High-speed, parallel, processor architecture for front-end electronics, based on a single type in the processor for executing instruction sets received from a network or from a local memory Processor synthesis system and processor synthesis method Memory controller for a microprocessor for detecting a failure of speculation on the physical r Multiport memory bypass under software control METHOD, PROGRAM, AND APPARATUS FOR SIMULATION
US 20030036893 A1 US 20020138712 A1 US 20020124155 A1 US 20020124012 A1 US 20010049763 A1 US 20010049763 A1 US 7450000	US 7168060 B2 US 7080365 B2 US 7076416 B2 US 7062735 B2 US 7051309 B1 US 7051303 B1 US 7051303 B1	US 7024540 B2 US 7024540 B2 US 7017126 B2 US 6892328 B2 US 689317 B2 US 6871298 B1 US 6842811 B2 US 6826522 B1 US 6775810 B2 US 6775810 B2	US 6672106 B1 US 665855 B1 US 6654870 B1 US 6654870 B1 US 6664530 B1 US 6604067 B1 US 6604067 B1 US 699221 B1 US 6199152 B1 US 6199152 B1 US 6199152 B1 US 6055619 A US 6055619 A US 6031992 A US 6031992 A US 6031992 A US 596637 A US 596637 A US 596631 A US 596631 A US 596631 A US 596631 A US 593205 A US 593205 A

US 6826522 B Simulation method of multi-parallel-stage pipe-lined processor, involves reordering chronolog US 20040117172 A Simulation apparatus for very long instruction word processor, generates simulation result of JP 2003345606 A Processor command of execution simulation method in digital consumer-application apparatus, ID 2003345000 A Simulation method of execution instruction word processor, involved deporting their consumers.
_ r~ ō ŏ

Interference charless

																				Abstract
[Merterenes c		6/21/2007	Databases	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB	US-PGPUB		6/21/2007	Issue Date Current OR 20070503 717/161 20070405 703/21 20070301 714/45 20060504 712/240 20050929 712/35 20050407 703/2 20050407 703/2 20050407 463/1 20050203 712/233 20040902 712/239
	Kohsaku Shibata	EAST SEARCH	Search String	very long instruction word with pr	_ `		3 and (simulate or simulated or simulating or simulation) 4 and (narallel near) nineline)	4 and (pipeline near2 stage)	4 and ((simulate or simulated or simulating or simulation) with instruction)	4 and ((simulate or simulated or simulating or simulation) with cycle)	5 or 6 or 7 or 8	9 and (parallel.CLM.)	9 and (pipeline.CLM.)	9 and (cycle.CLM.)	10 or 11 or 12	9 and (instruction-by-instruction.CLM.)	9 and (cycle-by-cycle.CLM.)	Kohsaku Shibata	EAST SEARCH	des Title Method for scheduling instructions and method for allocating registers using the same Performance simulation of multiprocessor systems Processor and debugging device Processes, circuits, devices, and systems for branch prediction and other processor improven Dual-processor complex domain floating-point DSP system on chip Processor complex domain floating-point DSP system on chip Physics processing unit Method for providing physics simulation data Method for providing physics simulation data Methods and apparatus for scalable array processor interrupt detection and response
	•		Hits	1046	51	790L	236	17	30	21	4	9	2	4	22	_	-	•		Results of search set S91: Document Kind Codes Title US 20070101320 A1 Metho US 20070078640 A1 Perfo US 20070050682 A1 Proce US 20060095750 A1 Proce US 20050216702 A1 Proce US 20050189976 A1 Enha US 20050086040 A1 Syste US 20050075154 A1 Metho US 20050075154 A1 Metho US 2005007973 A1 Metho US 2005007973 A1 Metho
	10730120		#	7	2 2	<u> </u>	ا 5 -	3 9	7	8	67	L10	L11	L12	L13	L16	L14	10730120		Results of search some bocument Kind Code US 20070101320 A1 US 20070078640 A1 US 20060095750 A1 US 200500189976 A1 US 20050076154 A1 US 20050075154 A1

S 20040154002 A1 S 20040117172 A1 S 20040093484 A1	US 20040154002 A1 System & method of linking separately compiled simulations US 20040117172 A1 Simulation apparatus, method and program US 20040093484 A1 Methods and apparatus for establishing port priority functions in a VLIW processor	20040805 717/135 20040617 703/22 20040513 712/216
20040088462 A1 20040025073 A1	US 20040088462 A1 Interrupt control apparatus and method US 20040025073 A1 Method for transforming behavioral architectural and verification specifications into cycle-basis	20040506 710/261 20040205 713/400
20030204819 A1	US 20030204819 A1 Method of generating development environment for developing system LSI and medium whic	20031030 716/1
20030188299 A1	US 20030188299 A1 Method and apparatus for simulation system compiler	20031002 717/141
20030182539 A1	US 20030182539 A1 Storing execution results of mispredicted paths in a superscalar computer processor	20030925 712/225
20030040896 A1	US 20030040896 A1 Method and apparatus for cycle-based computation	20030227 703/13
20030036893 A1	US 20030036893 A1 Method and apparatus for simulating transparent latches	20030220 703/16
20020124155 A1	US 20020124155 A1 Processor architecture	20020905 712/218
20020124012 A1	US 20020124012 A1 Compiler for multiple processor and distributed memory architectures	20020905 707/200
20010049763 A1	US 20010049763 A1 Methods and apparatus for scalable array processor interrupt detection and response	20011206 710/264